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Abstract²This research investigates third harmonic injection applied to a modular multilevel converter (MMC) to generate a 
higher DC voltage. This is achieved using a proposed novel control scheme that activates existing submodules (SMs) in the converter 
arms. The technique is fundamentally different to, and does the reverse of, the well-known third harmonic injection techniques 
utilized to increase the AC output voltage in three-phase converter systems for a given DC link voltage. In the proposed scheme, the 
number of inserted SMs in each converter leg is greater than the number of SMs per arm, whence the MMC can operate with a higher 
DC link voltage while the SM number per arm and their capacitor voltages remain unchanged. This lowers the DC current and the 
DC transmission loss is significantly reduced by 22%. Station conduction losses with the operational scheme are lowered by 2.4%. 
The semiconductor current stresses are also lowered due to the reduced DC component of arm currents. Additionally, the phase 
energy variation is reduced by 18%, which benefits circulating current control. The operating principles are presented in detail and 
mathematical models for conduction losses, energy variation, and circulating voltage are derived. Simulation of a point-to-point 
HVDC system demonstrates the effectiveness of the proposed MMC operational scheme. 
Index Terms²DC transmission loss; HVDC transmission; modular multilevel converter (MMC); sinusoidal modulation; 
third harmonic injection. 
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I.  INTRODUCTION 
Modular multilevel converter (MMC) deployment is increasing in HVDC application, due to its advantages over 
thyristor based line commutated converters (LCCs) and two-level voltage source converters (VSCs). MMC technology 
is more likely to be used to transmit renewable energy with large scale power capacity. A three-phase transformer is 
used on the MMC AC-side for converter isolation and to suit the required AC and DC voltages. Thus sinusoidal 
modulation can generate the required voltage and control the MMC. Additionally, it has good harmonic characteristics 
and can be simply implemented in digital controllers. As a result, sinusoidal modulation is widely used in the control of 
MMCs [1-5]. 
Selective harmonic elimination (SHE) modulation is used to control the MMC in [6, 7] to eliminate low order 
harmonics and reduce switching losses. Trapezoidal modulation has been proposed for the solid-state DC transformer 
and in the hybrid cascaded MMC, [8] and [9] respectively, to reduce switching losses and effectively utilize the DC 
voltage to produce an output AC voltage with higher fundamental amplitude. However, this is achieved at the expense 
of higher capital cost and a larger footprint. 
By adding zero-sequence components into the reference voltage, discontinuous modulation is achieved which 
increases the modulation gain and reduces switching losses [10, 11]. However, additional submodules (SMs) are 
required in each arm to avoid over-modulation and reduce SM capacitor voltage ripple. In [12], a second harmonic is 
injected into the arm current to optimize the current distribution among the SMs and reduce the SM capacitor voltage 
ripple, but at the expense of higher semiconductor current stresses. 
Third harmonic injection is another attractive approach for MMC control, as it improves the DC voltage utilization 
ratio. In [13], the MMC was first proposed for high voltage application and triplen harmonics, mainly third harmonic, 
were injected to effectively utilize the DC voltage. The advantage of third harmonic injection over sinusoidal 
modulation is discussed in [14] and the system performance under a DC fault is improved. However, the influence of 
the third harmonic during normal operation is not considered. 
MMC dynamics under both balanced and unbalanced grid conditions with third harmonic injection are evaluated in 
[15]. However, the influence of the third harmonic on losses and SM capacitance is not considered. Modified space 
vector (SV) nearest level modulation (NLM) is discussed in [16] to increase the DC voltage utilization ratio thus reduce 
the DC voltage. However, the reduced DC voltage means a higher DC current in order to transfer rated power, resulting 
in higher power transmission losses.  
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Fig. 1.  The MMC circuit for one phase, where the voltage measurements of the sinusoidal modulation and the proposed control are illustrated before 
and after the arrows respectively. 
 
Fig. 2.  Reference voltages to generate the fundamental voltage amplitude 0½ DCV : (a) comparison between sinusoidal modulation and third harmonic 
injection, where VDC0=1200 kV, and (b) proposed higher DC voltage operation, where   02 3 1361 kVDCSV DCV V   12 . 
                                                                                                    
                                                   (a)                                                              (b)                                                                   (c) 
Fig. 3.  Bypassed and inserted SMs per leg to generate the fundamental voltage amplitude 0½ DCV , where the inserted SMs are shaded and ½ 3N  is 
assumed to be an integer: (a) sinusoidal modulation , (b) conventional third harmonic injection, and (c) proposed higher DC voltage operation. 
Although third harmonic injection is extensively used in MMC control, its use in increasing the DC voltage has not 
been fully explored in the MMC [13-16]. By injecting the third harmonic, the DC voltage utilization ratio is increased 
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from ½  to 1 3  [10, 17]. The MMC circuit for one phase is shown in Fig. 1, where the voltage measurements of the 
sinusoidal modulation and the proposed control are illustrated before and after the arrows respectively. Compared with 
sinusoidal modulation, the maximum output voltage peak with reference to the mid-point of the DC link is reduced 
from ½VDC0 to 0¼ 3 DCV as demonstrated in Fig. 2 (a) and Fig. 3 (b), while the amplitude of the output fundamental 
voltage remains ½VDC0, where VDC0 is the DC voltage. For simplicity, it is assumed that ½ 3N  is an integer, where N is 
the SM number per arm. Only ½ 3N of the SMs are utilized when third harmonic injection is used rather than 
sinusoidal modulation. In real application, the potentially used SM number is  ½ 3ceil N , which is close to ½ 3N  
given that HVDC systems typically use hundreds of SMs per arm. To utilize the remaining 13.4% SMs, a novel control 
scheme for MMCs is proposed that results in a higher DC voltage. This principle reduces the DC current, yielding lower 
overall system losses.  
This study focuses on the novel higher DC voltage operation of MMC incorporating third harmonic injection, in a 
HVDC system. The paper is organized as follows. In Section II, the principles to operate a MMC with higher DC 
voltage are discussed along with resultant SM capacitance requirements, power losses, and circulating voltage. In 
Section III, the control strategy is presented. System performance using the proposed MMC operational mode is 
assessed in Section IV, by considering a point-to-point HVDC link. Section V draws the conclusions. 
II.  HIGHER DC VOLTAGE OPERATION 
An MMC conventionally operates with the requirement that the number of inserted/bypassed SMs in each converter 
leg equals the SM number per arm N [13, 18]. In this section, a novel MMC control scheme is proposed, where the 
inserted SM number per leg is greater than N. The technique, whilst achieving a higher DC voltage hence reduced DC 
current and associated losses, also has a significant positive impact on other performances of the station.  
A.  Operating Principle 
Conventionally, third harmonic injection is used to extend the linear operating range of an MMC when compared 
with sinusoidal modulation. With AC-side voltage and DC voltage remaining unchanged, the MMC can effectively 
utilize the DC voltage and generate relatively higher AC line voltage under abnormal conditions, e.g. system-level 
events causing raised AC voltage or reduced DC voltage, etc., benefitting from the higher DC voltage utilization ratio 
provided by third harmonic injection [14-16]. Conventionally, in each arm, the number of inserted SMs equals the 
number of bypassed SMs: 
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where NIu0 and NIl0 are the numbers of inserted SMs in the upper and lower arms respectively; NBu0 and NBl0 are the 
numbers of bypassed SMs in the upper and lower arms respectively, under conventional control.  
As shown in Fig. 3 (b), only 3N12  SMs are utilized per arm in conventional third harmonic injection. If the other 
redundant  1 3 N 12  SMs were removed from the MMC, it would increase the SM capacitor voltages and result in high 
voltage stresses on semiconductors and SM capacitors. Alternatively, with the SM capacitor voltages unchanged, the 
 1 3 N 12  redundant SMs can be used to support a higher DC voltage, Fig. 3 (c). This forms the basis of the proposed 
novel control scheme. With this novel higher DC voltage operation, MMC operation does not comply with the 
requirement that the inserted SM number per leg equals the SM number per arm N, as depicted by (1). Now, in each 
converter leg, the inserted SMs are always more than the bypassed SMs to support the higher DC voltage while the SM 
capacitor voltages remain unchanged: 
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where NIuSV and NIlSV are the numbers of inserted SMs in the upper and lower arms respectively and NBuSV and NBlSV are 
the numbers of bypassed SMs in the upper and lower arms respectively, in the proposed scheme.  
Equation (2) shows the ideal numbers of the inserted and bypassed SMs, in order to simplify analysis. In real 
application, the SM number must be integers and are govern by: 
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In this new MMC control scheme, the inserted SMs in each converter leg are greater than the bypassed SMs. Thus 
the MMC operates with a higher DC link voltage while the SM number per arm and the SM capacitor voltage remain 
unchanged. As demonstrated in Fig. 2 (b) and Fig. 3 (c), the maximum and minimum inserted or bypassed SM numbers 
per arm are 
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In the proposed control scheme, the DC voltage is thus increased to: 
    0 0 01 3 2 3 113.4% .DCSV DC DC DCV N N V N V Vª º      ¬ ¼1 12 2  (6) 
The DC voltage is increased by 13.4% while the SM number per arm and SM capacitor voltages are unchanged. 
Because of the increased DC voltage, the galvanic isolation requirements of the MMC station and DC cable are 
expected to increase by 13.4%. This may increase the capital cost of the station and the DC cables. However, the DC 
current IDCSV is reduced to 88.2% to transfer the rated power and the DC transmission losses P lossDCSV is lowered by 22.2% 
on the assumption that the DC cable resistance remains unchanged. As the arm current is the sum of half the AC current 
and a third of the DC current, the arm current is thus lowered, resulting in reduced current stresses in the switching 
devices and lower station converter losses.  
The penalty of the novel control scheme is the constraint of the AC voltage output capability, thereby limiting the 
linear operating range. As shown in Fig. 3 (c), the maximum output voltage peak when utilising the proposed technique 
is: 
  max 0 01 3 3 .SV DCSV DC DCV V V V    1 1 12 2 4  (7) 
Although the DC voltage VDCSV is increased to   02 3 DCV 12  using the proposed higher DC voltage operation, the 
maximum output voltage peak is lower than that with conventional control Vmax0: 
 
max max 0 max 0 03 .SV DCV V V V   1 12 2  (8) 
Compared to conventional third harmonic injection, Fig. 3 (b), the linear operating range of an MMC with the proposed 
scheme is reduced under abnormal conditions, e.g. system-level events causing raised AC voltage or reduced DC 
voltage, etc. This also has negative influence on the active and reactive power output range on the MMC AC-side in 
abnormal conditions. However, under normal operation, the MMC fundamental output voltage is the same as that with 
conventional control vAC0, benefiting from the injected third harmonic: 
  0 0 0 0sin3 sin sin3ACSV AC hSV DC DC hSVv v m V t V m t m tZ Z Z   1 12 2  (9) 
where Z is the grid angular frequency; m0 is the modulation index with sinusoidal modulation; and mhSV is the 
modulation index of third harmonic. Based on (6), vACSV is rewritten as  
  160 0 0sin sin3 4 3 3 sin sin3 .3DCSVACSV SV hSV DC SV DC hSV DCVv m t m V t m V t m V tZ Z Z Z    1 12 2  (10) 
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Comparing (10) with (9), the modulation index in the proposed scheme, mSV, is: 
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B.  Station Conduction Loss Comparisons 
As the arm currents of the MMC have to flow through hundreds of semiconductors in HVDC applications, the 
conduction losses are higher than the switching losses and are the dominant part of station converter losses [19-21]. 
Thus, the influence of the proposed control on the conduction losses are detailed in this section.  
As the transferred power is assumed fixed, the AC current with the proposed higher DC voltage operation, iACSV, 
remains the same as with conventional control iAC0 and can be expressed in terms of the DC current IDC0 [22], 
considering the DC and fundamental frequency components: 
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where Im0 is the AC current amplitude and ĳ is the phase angle between the phase voltage and current. Considering the 
DC and fundamental frequency components, the arm currents are  
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Although the DC voltage is increased with the proposed operation, the semiconductor number in the current path 
remains unchanged, N. For simplicity, the forward voltages of the IGBT and anti-parallel diode are assumed to be 
identical and denoted as Vfd. Thus, from (13), the conduction losses of the converter when utilising higher DC voltage 
operation is 
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As the circulating current can be controlled around zero by proportional-resonant (PR) control, its influence on 
conduction losses are slight, and not accounted for in (15).  
A station converter with parameters listed in Table I is tested, where N is chosen as 24 with half-bridge (HB) SMs 
operating at 50 kV, to reduce model complexity. In a typical application, hundreds of submodules with voltage rating of 
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several kilovolts are required. From (15), the conduction power losses of the test station with conventional control and 
the proposed operational mode are: 10.87 MW and 10.61 MW, respectively. The station conduction losses of the 
proposed operation are reduced by 2.4%. 
C.  SM Capacitor Voltage Balancing 
The specified maximum capacitor voltage ripple generally determines the SM capacitance requirement. This section 
presents the process of sizing the capacitances and the SM voltage balancing approach for the proposed MMC operation. 
According to (6) and (9), the upper and lower arm voltages can be expressed as 
 
1 1
2 20 02 3 sin sin3uSV DC hSVv V m t m tZ Zª º   ¬ ¼  (16) 
 
1 1
2 20 02 3 sin sin3 .lSV DC hSVv V m t m tZ Zª º   ¬ ¼  (17) 
The injected third harmonic only exists in the converter phase voltages referenced to the mid-point of the DC link and 
does not affect the qualities of the line voltages and currents.  
TABLE I 
Comparison between Conventional Control and the Proposed Technique 
3$5$0(7(5 &219(17,21$/&21752/ 352326('+,*+(5'&92/7$*(23(5$7,21 
$&JULGYROWDJH N9 
3RZHUUDWLQJ 0: 
$UPLQGXFWDQFH SX 
1XPEHURI60VSHUDUP  
60FDSDFLWDQFH ) 
60FDSDFLWRUYROWDJH N9 
'&YROWDJH N9 N9 
'&FXUUHQW $ $ 
$UPFXUUHQWSHDN $ $ 
6WDWLRQFRQGXFWLRQORVV 3ORVV 3ORVV 
'&WUDQVPLVVLRQORVV 3ORVV'& 3ORVV'& 
 
 
 
 
 
Integrating the product of the arm current and voltage, as depicted by (13), (14), (16), and (17), the upper and lower 
arm energy variations with the proposed higher DC voltage operation are  
> @ > @ > @
> @ > @
0 0
00
0
0 0 31 1
2 4 4
0
1 8 2 3 4 3 1( ) ( ) cos( ) 1 cos( ) cos sin(2 ) sin
6 13 cos 2cos
1 8 2 3
sin(2 ) sin(4 ) sin cos(3 ) 1
6 cos 39
t DC DC
uSV uSV uSV
hSV DC DC
V IE t v i d t m t t t
m
m V I
t t t
m
ZZ Z Z Z M M Z M MZ Z M M
Z M Z M M ZZ M
­ ½ ° °'         ® ¾° °¯ ¿
­ ½° °      ® ¾° °¯ ¿
³
 (18) 
This paper is a post-print of a paper submitted to and accepted for publication in Electric Power Systems Research and is subject to ELSEVIER 
Copyright. The copy of record is available at ELSEVIER Digital Library. 
 
 
> @ > @ > @
> @ > @
0 0
00
0
0 0 31 1
2 4 4
0
1 8 2 3 4 3 1( ) ( ) cos( ) 1 cos( ) cos sin(2 ) sin
6 13 cos 2cos
1 8 2 3
sin(2 ) sin(4 ) sin cos(3 ) 1 .
6 cos 39
t DC DC
lSV lSV lSV
hSV DC DC
V IE t v i d t m t t t
m
m V I
t t t
m
ZZ Z Z Z M M Z M MZ Z M M
Z M Z M M ZZ M
­ ½ ° °'          ® ¾° °¯ ¿
­ ½° °       ® ¾° °¯ ¿
³
 (19) 
With ±10% voltage ripple requirement [23], the SM capacitance with higher DC voltage operation can be derived based 
on the arm energy variation as depicted by (18) and (19). 
In (13) and (14), the AC component peak of the arm current is greater than the DC component: 
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As a result, the arm currents are both positive and negative within each period, which ensures sufficient charging and 
discharging capability for submodule capacitors in the proposed higher DC voltage operation [24]. 
According to the required arm reference voltages, as illustrated by (16) and (17), the inserted and bypassed SM 
numbers per arm are determined by the nearest level modulation (NLM) and are governed by (3). Then the SM 
capacitor voltage balancing control proposed in [25] is implemented in each arm and all the N submodules per arm can 
be balanced, although the number of inserted and bypassed SMs is different to conventional MMC control. 
D.  Circulating Voltages 
Assuming SM capacitor voltages in each arm remain balanced, the arm stored energy is 
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where CSM is the 60FDSDFLWDQFHDQGǻvSM is the SM capacitor voltage ripple. Based on (21), the arm energy variation 
can be approximated as  
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Then the SM capacitor voltage ripple can be expressed by the arm energy variation:  
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According to (16), (17) and (23) and considering SM capacitor voltage ripple, the upper and lower arm voltages are: 
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Then the sum of the upper and lower arm voltages is  
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where vcirSV is the dominant circulating voltage, specifically  
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According to (18) and (19), the phase energy variation considering the third harmonic is  
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The circulating current is generated by the circulating voltage, which is imposed on the upper and lower arm 
inductors and is proportional to the phase energy variation ǻEpSV, depicted by (27). As show in Fig. 4, the phase energy 
variation is reduced from 1.75 MJ to 1.43 MJ (by 18.3%) using the proposed operation. This correspondingly reduces 
the circulating voltage and thereby benefits circulating current control.  
 
Fig. 4.  Comparison of phase energy variation between conventional control and higher DC voltage operation, for m0=0.8, VDC0=1200 kV, P=1650 
MW and ĳ=0. 
Besides the dominant second component, the fourth component is introduced in the phase energy variation ǻEpSV, 
due to the injected third harmonic. The phase energy variation is independent of the modulation index and the third 
harmonic contributes to the reduction of the phase energy variation. 
III.  CONTROL STRATEGY 
The control strategy of the proposed higher DC voltage operation is shown in Fig. 5. In DC voltage control mode, 
the DC voltage reference for higher DC voltage operation is set as: 
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2 3DCSVref SMV V floor Nª º ¬ ¼12  (29) 
where VSM is the submodule capacitor voltage. Then the error between the reference VDCSVref and the feedback vDCSV is 
regulated by a PI controller, which sets the d-axis current reference idref, as shown in Fig. 5. If the MMC was assigned to 
control active power, idref would be set by the active power controller with the reference of Pref and the actual power P 
which is obtained by multiplying the d-axis voltage and current (vd and id, Fig. 5). The q-axis current reference iqref can 
be similarly derived from the reactive power controller. 
The d- and q-axis currents id and iq are obtained from the three-phase currents by a reference frame transformation 
and are as the feedback signals of the d- and q-axis current loops. The outputs of the d- and q-axis PI regulators are 
added to (vd±Ȧ/armiq/2) and (vq+Ȧ/armid/2) respectively, where Larm is the arm inductance. Thus the control between the 
d- and q-axis is decoupled and the voltage references edref and eqref are obtained [26]. 
Based on the reference voltages in Įȕ coordinates (vĮUHI and vȕUHI), a third harmonic injection block sets the reference 
voltages in abc coordinates (v'aref, v'bref and v'cref). Third harmonic is injected into the three phase sinusoidal voltages va, 
vb, and vc by 
 
aSV a hSV
bSV b hSV
cSV c hSV
v v v
v v v
v v v
 ­°  ®°  ¯
 (30) 
where vaSV, vbSV, and vcSV are the three phase voltages with third harmonic; and  
    ½ max , , min , , .hSV a b c a b cv v v v v v vª º ¬ ¼  (31) 
 
Fig. 5.  Control strategy of MMC with the proposed higher DC voltage operation. 
PLLabc/dq
id
iqiqref
ș
idref
PI
PI
+
_
iaibic
_
+
ș
+
+
+
vq
+
abc/dq
ȦLarmid/2
+
vd
+
ȦLarmiq/2
vavbvc
eqref
edref
_
+
+
+
vq vd
Current control loop
dq
Įȕ
P
Pref PI
_
+
+
Q
Qref PI
_
+ +
Power/DC Voltage control loop
×
id
vd
vDCSV
PI
_
+
+
×
iq vȕref
vĮref
Third 
harmonic 
injection
izabcref
+ _
+
High pass
 filter
iuabc
+
ilabc 2 24
iK s
s Z
Kp
+
+
+
Saturation
ǻvabcref
PR contrller
v'abcref
+
+
+
_
izabc
Upper arm gating signals
SM capacitor voltages of upper arm 
Circulating current control
+
_
+
++
+
vuabc
vref
+
iuabc
NLM and 
capacitor voltage 
balancing
Lower arm gating signals
SM capacitor voltages of lower arm 
vlabc ilabc
NLM and 
capacitor voltage 
balancing
 2 3SMV floor Nª º¬ ¼12
 2 3SMV floor Nª º¬ ¼12½½
This paper is a post-print of a paper submitted to and accepted for publication in Electric Power Systems Research and is subject to ELSEVIER 
Copyright. The copy of record is available at ELSEVIER Digital Library. 
 
 
Besides the third harmonic, the voltage vhSV contains other triplen harmonics. However, the third harmonic is 
dominant in the triplen harmonics and the influence of other triplen harmonics (h=9th, 15th, «) is ignored (purely third 
harmonic injection is a valid concept for increasing the DC voltage utilization ratio by 15.5%). The adopted third 
harmonic injection approach described by (30) and (31) has the same effect as SV modulation, as presented in [15, 17, 
26]. Moreover, it is simple to implement and does not cause extra computational burden for the controller, even for an 
MMC with several hundred SMs per arm.  
As shown in Fig. 5, a proportional-resonant (PR) control is used to suppress the circulating currents izabc, which are 
obtained by filtering out the low frequency component of the sum of the upper and lower arm currents (iuabc and ilabc, 
Fig. 5). With the reference izabcref set at zero, the error between izabc and izabcref is regulated by the PR control and its 
RXWSXWǻvabcref is added to the three-phase references Yƍabcref to regulate the circulating currents. 
IV.  PERFORMANCE EVALUATION 
The performances of the proposed higher DC voltage operational mode are assessed using a point-to-point HVDC 
link model as shown in Fig. 6, in the MATLAB/Simulink® environment. The parameters of the two converters (MMC1 
and MMC2) are the same, as listed in Table I. In the test system, MMC1 controls active power exchanged with grid G1 
with unity power factor while MMC2 is configured to regulate the DC link voltage level at ±600 kV, also at unity power 
factor. A conventional <ǻtransformer with grid-side earthed is used on the MMC AC-side to isolate the grid and the 
converter, thereby avoiding zero-sequence currents that would be induced in an earthed converter-side Y-connected 
winding using any third harmonic or triplen injection techniques. 
The NLM is used in this paper to reduce the modulation complexity [25, 27]. The control frequency adopted is 40 
kHz, at which the voltages and currents are measured and the control signals are updated by the controller. With the SM 
capacitor voltage balancing control as presented in [25], the actual switching frequency of the IGBT in the MMC SMs 
is around 100 Hz. 
A.  Comparison between Conventional Control and Proposed Higher DC Voltage Operation 
According to (3), the inserted and bypassed SM numbers per leg with higher DC voltage operation are 27 and 21 
respectively and the DC voltage is then calculated as 1350 kV, which is slightly lower than the ideal value of 1361 kV 
obtained by (6). As mentioned, hundreds of SMs are usually required per arm in application, thus, the error between the 
ideal value and the available practical value is small. As shown in Fig. 7 (a), the DC voltage with conventional control 
is maintained at around 1200 kV while with higher DC voltage operation it is increased to 1350 kV, benefiting from the 
higher DC voltage support capability of the proposed technique. This is achieved using the same number of SMs per 
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arm (N=24) and SM capacitor voltage (50 kV).  
 
Fig. 6.  Point-to-point HVDC link with half-bridge SM based MMCs where N=24. 
The DC current waveforms are illustrated in Fig. 7 (b). The DC current with higher DC voltage operation is reduced 
to about 90% of that with conventional control, slightly higher than the ideal value 88.2%. Correspondingly, the DC 
transmission loss is lowered to 80%, in the simulation scenario. Due to the reduced DC current, the arm current peak 
with the proposed operation is reduced from 1.6 kA to 1.5 kA approximately, as shown in Fig. 7 (c), yielding lowered 
semiconductor current stresses.  
The FFT analysis of the arm currents is shown in Fig. 8. Benefiting from the higher DC voltage generating capability, 
the DC component of the arm current in the proposed control is reduced from 458 A to 408 A, yielding lower 
conduction losses. Additionally, the proposed method does not have any negative influence on the THD of the currents, 
which remains at around 2.4%. 
 
Fig. 7.  Comparisons between conventional control and the proposed higher DC voltage operation: (a) DC voltages, (b) DC currents, and (c) arm 
currents.  
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Fig. 8.  FFT analysis of the arm currents with: (a) conventional control and (b) proposed higher DC voltage operation. 
Table I summarizes the performances of the proposed operation. With the same SMs per arm (N=24), SM capacitor 
voltage (50 kV), and transmitted power (1650 MW), higher DC voltage operation reduces the DC current, thus the 
station conduction loss is reduced to 97.6%. Additionally, the DC transmission loss in higher DC voltage operation is 
significantly reduced to 77.8%. These improvements are achieved by simply altering the control scheme.  
B.  Performance during Power Reversal  
To demonstrate the performance of the proposed control scheme during power reversal, MMC1 is initially 
commanded to import the rated power from grid G1 to G2 and the power flow direction is reversed at time t=0.4 s to 
export the rated power from G2 to G1. The change rate of active power is restrained to 33 MW/ms. In application, the 
power change rate is lower than the adopted value (33 MW/ms) and the system performance would be better than the 
presented results. 
As shown in Fig. 9, minimal transient effects in the active and reactive powers and AC currents of MMC2 (converter 
station that regulates DC voltage level) are observed, as is also the case for MMC1 (converter that regulates active 
power). During active power reversal, as commanded by MMC1, the DC current reverses in all HVDC links, with 
limited overshoot. By using PR control, the circulating currents are controlled around zero and thus the arm currents of 
MMC1 and MMC2 are balanced, as shown in Fig. 9 (g) and (h). A limited drop in the DC link and SM capacitor 
voltages of both converter stations are observed, see Fig. 9 (f), (i), and (j). Additionally, all the SM capacitor voltages 
are balanced by the approach as presented in Section II C and the capacitor voltage ripple are limited in the range of 
±10%. The sum of the SM capacitor voltages in the upper and lower arms are balanced benefitting from the fast 
response of the circulating current controller, see Fig. 9 (k) and (l). 
Following power reversal, the HVDC transmission system returns quickly to its steady state operating point. The 
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results in Fig. 9 show that an MMC with the proposed control scheme is able to operate over the entire operating range, 
with voltage and current stresses in the active and passive devices fully controlled. 
 
Fig. 9.  Performance of MMC1 and MMC2 during power reversal: (a)-(b) active and reactive powers, (c)-(d) three-phase currents, (e) DC current, (f) 
DC voltage, (g)-(h) arm currents, (i)-(j) SM capacitor voltages in upper arm, and (k)-(l) the sum of SM capacitor voltages in upper and lower arms. 
V.  DISCUSSION 
A.  Reduced SM Operation of the MMC with Unchanged DC Voltage 
The MMCs can operate with reduced SMs by using the proposed scheme, given that the DC voltage remains 
unchanged. Alternatively, with a certain SM number, the DC voltage of the MMC can be increased, e.g. for existing 
stations. These two MMC operational concepts both make use of the higher DC voltage utilization ratio of third 
harmonic injection. The former scheme is a straightforward alternative application of the proposed control. 
The higher DC voltage operation capability is beneficial for the future power augmentation of existing HVDC 
systems, considering increased power demand or supply. For existing stations, the DC voltage increase is set according 
to the power augmentation demand and is flexible between 0 to 13.4%, assuming the station and DC cable can tolerate 
the slightly increased DC voltage stress (0~13.4%). 
At the design stage, if the galvanic isolation of the station and DC cable is increased to meet the requirement with a 
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higher DC voltage (13.4%), the DC transmission loss, station conduction losses, and semiconductor current stresses can 
be lowered. Additionally, the transferred power can be increased by 13.4% by simply increasing the DC current to the 
original value. The higher DC voltage operation capability of the MMC makes the transferred power capacity more 
flexible, compared to that of the reduced SM operation. 
In order to improve the MMC performance with fixed power demand and have power transfer headroom, the higher 
DC voltage operation of MMC HVDC system is considered in this paper, although the reduced SM operation is another 
viable option for the proposed control scheme. 
B.  Zero-Sequence Current Consideration 
The earthing configuration of the interface transformer has a significant influence on the proposed control and 
modulation scheme. With the converter-side of the transformer earthed, zero-sequence current would flow to earth via 
the transformer neutral point when third or triplen series injection techniques are used, Fig. 10 (a), but this is an unusual 
configuration for an interfacing transformer. Conventionally, the three-SKDVH WUDQVIRUPHU XVHV D <ǻ FRQILJXUDWLRQ
where the neutral is earthed on the Y-winding at the grid-side of the transformer [14, 15, 23], Fig. 10 (b) and Fig. 6. 
Although the third harmonic voltage is reflected on the virtual neutral voltage of the ǻ winding at the converter-side of 
the transformer, the zero-sequence component of the three-phase currents is zero, as the Y/ǻWUDQVIRUPHUDUUDQJHPHQWLQ
Fig. 10 (b) does not provide a zero-sequence current path. This makes the proposed control scheme viable for MMC 
HVDC systems with conventional <ǻWUDQVIRUPHUHDUWKHGRQthe grid-side. 
                                     
                                                               (a)                                                                                     (b) 
Fig. 107UDQVIRUPHUFRQILJXUDWLRQVLQ00&+9'&V\VWHPVDǻ<WUDQVIRUPHUZLWKFRQYHUWHU-side earWKHGDQGEFRQYHQWLRQDO<ǻWUDQVIRUPHU
with grid-side earthed. 
C.  Switching Loss Consideration 
The switching losses are dependent on the method used to balance the submodule capacitor voltages. For example, a 
prior method [28] utilizes an average tolerance band and a sorting algorithm to balance the capacitor voltages. The 
technique results in a higher switching frequency and losses and therefore is not likely to be used in the HVDC 
application. With proper voltage balancing control, the switching frequency of the semiconductors in the MMC is low 
and can be reduced to 150 Hz or even less [19, 25]. The third harmonic injection does necessarily increase the switching 
MMCGrid
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MMCGrid
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commutations at the voltage (current) peak. This has been clearly shown in Fig. 11, where both the proposed scheme 
and the sinusoidal modulation have an average switching frequency of around 100 Hz. 
 
Fig. 11.  Verification of the switching commutations at the voltage (current) peak: (a) output voltage with third harmonic injection, (b) output current 
with third harmonic injection, (c) firing pulse of the IGBT with third harmonic injection, and (d) firing pulse of the IGBT with sinusoidal modulation. 
To further demonstrate the influence of the proposed control scheme on switching losses, the switching loss is 
evaluated based on the tested model with parameters listed in Table I. The switching losses are obtained according to 
the currents in the simulation and the switching characteristics of the semiconductor devices, as detailed in [28, 29]. The 
latter are derived from the datasheet provided by the manufacturer [30] and are stored in a lookup table. Assuming the 
semiconductors operate at the rated voltage of 2.5 kV in the typical application, each semiconductor in the tested model 
with reduced SMs (24 SMs per arm) is equivalent to the series connection of 20 semiconductors in the typical 
application (50 kV / 2.5 kV = 20). 
The switching losses of the proposed third harmonic injection are compared to that with sinusoidal modulation, Fig. 
12. The switching losses increase with the power increasing from zero to the rated value and gradually reach the steady 
state. A close match is observed between sinusoidal and third harmonic injection techniques therefore the proposed 
control does not significantly influence the switching losses. 
 
Fig. 12.  Comparison of switching losses between sinusoidal modulation and third harmonic injection. 
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VI.  CONCLUSION 
A novel control scheme that results higher DC voltage operation of an MMC HVDC system incorporating third 
harmonic injection is proposed to better utilize converter SMs. In the proposed scheme, the inserted SM number in each 
converter leg is greater than the SM number per arm. Thus the DC voltage is increased by 13.4% while the SM number 
per arm and the SM capacitor voltage remain unchanged. Correspondingly, the DC current is lowered and the DC 
transmission loss is expected to be 77.8% of that with conventional control, for a given DC cable resistance. 
Additionally, station converter conduction losses with the proposed operation are reduced by 2.4%. The semiconductor 
current stresses and phase energy variation are also reduced with the proposed control method. Simulation results were 
in good agreement with the analysis, which demonstrates the effectiveness of the novel higher DC voltage operation. 
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